Reiner Pope – Chip design from the bottom up

Reiner Pope – Chip design from the bottom up

From Dwarkesh Podcast by Dwarkesh Patel

May 22, 2026 · 1h 21m

About this episode

Reiner Pope discusses chip design, starting from basic logic gates to advanced architectures like GPUs and TPUs.

New blackboard lecture with Reiner Pope: how do chips actually work - starting with basic logic gates, and working up to why GPUs, TPUs, FPGAs, and the human brain each look the way they do. Reiner is CEO of MatX , a new chip startup (full disclosure - I’m an angel investor). He was previously at Google, where he worked on software efficiency , compilers, and TPU architecture. Watch this one on YouTube so you can see the chalkboard. Read the transcript . Sponsors * Crusoe was one of only five GPU clouds that made the gold tier in SemiAnalysis' most recent ClusterMAX report. Gold-tier providers like Crusoe delivered 5-15% lower TCO than silver-tier clouds, even with identical GPU pricing. This is because optimizations like early fault detection and rapid node replacement don't necessarily show up in the sticker price, but still matter a ton in the real world. Learn more at crusoe.ai/dwarkesh * Cursor is where I do most of my work—from reading research papers to visualizing technical concepts to coding up internal tools for the podcast. Most recently, I used it to build two different review interfaces for my essay contest, one that anonymizes submissions for scoring and another…

People in this episode

Host: Dwarkesh Patel

Guest: Reiner Pope

Topics covered

  • chip design
  • GPUs
  • TPUs
  • FPGAs
  • logic gates
  • software efficiency
  • AI

Keywords

  • chip design
  • logic gates
  • GPUs
  • TPUs
  • FPGAs
  • software efficiency
  • AI

Sponsors

Crusoe, Cursor

Mentioned in this episode

Organizations: MatX, Google, Jane Street

More episodes of Dwarkesh Podcast

Explore listener stats, chart rankings, contacts and more on the Dwarkesh Podcast podcast page.